Fantechi, Alessandro and De Nicola, Rocco and Gnesi, Stefania and Larosa, Salvatore and Ristori, Gioia Verifying hardware components within JACK. In: Correct Hardware Design and Verification Methods (CHARME 1995). Lecture Notes in Computer Science, 987 . Springer, pp. 246-260. ISBN 3-540-60385-9 (1995)
Full text not available from this repository.Abstract
JACK (the acronym for Just Another Concurrency Kit) is a workbench integrating a set of verification tools for concurrent system specifications, supported by a graphical interface offering facilities to use these tools separately or in combination. The environment offers several functionalities to support the design, analysis and verification of systems specified using process algebras. In this paper we use JACK to formally specify the hardware components of a buffer system. Then we verify, by using the checking capabilities of JACK, the correctness of the specification with respect to some safety requirements, expressed in the action based temporal logic ACTL.
| Item Type: | Book Section |
|---|---|
| Identification Number: | 10.1007/3-540-60385-9_15 |
| Funders: | The work described was partially performed within the LAMBRUSCO project supported by C.N.R., under the Progetto Finalizzato Sistemi Informatici e Calcolo Parallelo, and within the Progetto Coordinato C.N.R. Specifica ad Alto Livello e Verifica Formale di Sistemi Digitali. |
| Subjects: | Q Science > QA Mathematics > QA75 Electronic computers. Computer science |
| Research Area: | Computer Science and Applications |
| Depositing User: | Rocco De Nicola |
| Date Deposited: | 10 Jun 2011 13:21 |
| Last Modified: | 11 Jul 2011 14:36 |
| URI: | http://eprints.imtlucca.it/id/eprint/362 |
Actions (login required)
 |
Edit Item |
